Analysis of Gate Current Wafer Level Variability in Advanced FD-SOI MOSFETs

Krishna Pradeep, T. A. Karatsori, Thierry Poiroux, Andre Juge, Patrick Scheer, G. Gouget, E. Josse, G. Ghibando. Analysis of Gate Current Wafer Level Variability in Advanced FD-SOI MOSFETs. In 48th European Solid-State Device Research Conference, ESSDERC 2018, Dresden, Germany, September 3-6, 2018. pages 242-245, IEEE, 2018. [doi]

Authors

Krishna Pradeep

This author has not been identified. Look up 'Krishna Pradeep' in Google

T. A. Karatsori

This author has not been identified. Look up 'T. A. Karatsori' in Google

Thierry Poiroux

This author has not been identified. Look up 'Thierry Poiroux' in Google

Andre Juge

This author has not been identified. Look up 'Andre Juge' in Google

Patrick Scheer

This author has not been identified. Look up 'Patrick Scheer' in Google

G. Gouget

This author has not been identified. Look up 'G. Gouget' in Google

E. Josse

This author has not been identified. Look up 'E. Josse' in Google

G. Ghibando

This author has not been identified. Look up 'G. Ghibando' in Google