VERILAT: verification using logic augmentation and transformations

Dhiraj K. Pradhan, Debjyoti Paul, Mitrajit Chatterjee. VERILAT: verification using logic augmentation and transformations. In ICCAD. pages 88-95, 1996. [doi]

Abstract

Abstract is missing.