A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Om. Prakash, Satish Maheshwaram, Mohit Sharma, Anand Bulusu, A. K. Saxena, S. K. Manhas. A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation. In 20th International Symposium on VLSI Design and Test, VDAT 2016, Guwahati, India, May 24-27, 2016. pages 1-6, IEEE, 2016. [doi]

This author has not been identified. Look up 'Om. Prakash' in GoogleThis author has not been identified. Look up 'Satish Maheshwaram' in GoogleThis author has not been identified. Look up 'Mohit Sharma' in GoogleThis author has not been identified. Look up 'Anand Bulusu' in GoogleThis author has not been identified. Look up 'A. K. Saxena' in GoogleThis author has not been identified. Look up 'S. K. Manhas' in Google

runs on WebDSL