FPGA friendly NoC simulation acceleration framework employing the hard blocks

Prabhu B. M. Prasad, Khyamling Parane, Basavaraj Talawar. FPGA friendly NoC simulation acceleration framework employing the hard blocks. Computing, 103(8):1791-1813, 2021. [doi]

Abstract

Abstract is missing.