V. Prasanth, Virendra Singh, Rubin A. Parekhji. Derating based hardware optimizations in soft error tolerant designs. In 30th IEEE VLSI Test Symposium, VTS 2012, Maui, Hawaii, USA, 23-26 April 2012. pages 282-287, IEEE, 2012. [doi]
No references recorded for this publication.
No citations of this publication recorded.