Viktor Pus, Lukas Kekely, Jan Korenek. Design methodology of configurable high performance packet parser for FPGA. In 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, DDECS 2014, Warsaw, Poland, 23-25 April, 2014. pages 189-194, IEEE, 2014. [doi]
Abstract is missing.