Maoyuan Qin, Xinmu Wang, Baolei Mao, Dejun Mu, Wei Hu 0008. A formal model for proving hardware timing properties and identifying timing channels. Integration, 72:123-133, 2020. [doi]
No references recorded for this publication.
No citations of this publication recorded.