Yield Modeling of a WSI Telecom Router Architecture

Bing Qiu, Yvon Savaria, Meng Lu, Chunyan Wang, Claude Thibeault. Yield Modeling of a WSI Telecom Router Architecture. In 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2002), 6-8 November 2002, Vancouver, BC, Canada, Proceedings. pages 314-324, IEEE Computer Society, 2002. [doi]

Authors

Bing Qiu

This author has not been identified. Look up 'Bing Qiu' in Google

Yvon Savaria

This author has not been identified. Look up 'Yvon Savaria' in Google

Meng Lu

This author has not been identified. Look up 'Meng Lu' in Google

Chunyan Wang

This author has not been identified. Look up 'Chunyan Wang' in Google

Claude Thibeault

This author has not been identified. Look up 'Claude Thibeault' in Google