Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Mo Qiu, Simin Yu, Yuqiong Wen, Jinhu Lü, Jianbin He, Zhuosheng Lin. Design and FPGA Implementation of a Universal Chaotic Signal Generator Based on the Verilog HDL Fixed-Point Algorithm and State Machine Control. I. J. Bifurcation and Chaos, 27(3):1-15, 2017. [doi]

This author has not been identified. Look up 'Mo Qiu' in GoogleThis author has not been identified. Look up 'Simin Yu' in GoogleThis author has not been identified. Look up 'Yuqiong Wen' in GoogleThis author has not been identified. Look up 'Jinhu Lü' in GoogleThis author has not been identified. Look up 'Jianbin He' in GoogleThis author has not been identified. Look up 'Zhuosheng Lin' in Google

runs on WebDSL