Thilagavathy R, Susmitha Settivari, B. Venkataramani, M. Bhaskar. FPGA Implementation of a Novel Area Efficient FFT Scheme Using Mixed Radix FFT. In Brajesh Kumar Kaushik, Sudeb Dasgupta, Virendra Singh, editors, VLSI Design and Test - 21st International Symposium, VDAT 2017, Roorkee, India, June 29 - July 2, 2017, Revised Selected Papers. Volume 711 of Communications in Computer and Information Science, pages 75-80, Springer, 2017. [doi]
Abstract is missing.