Floorplanning Automation for Partial-Reconfigurable FPGAs via Feasible Placements Generation

Marco Rabozzi, Gianluca Carlo Durelli, Antonio Miele, John Lillis, Marco Domenico Santambrogio. Floorplanning Automation for Partial-Reconfigurable FPGAs via Feasible Placements Generation. IEEE Trans. VLSI Syst., 25(1):151-164, 2017. [doi]

Authors

Marco Rabozzi

This author has not been identified. Look up 'Marco Rabozzi' in Google

Gianluca Carlo Durelli

This author has not been identified. Look up 'Gianluca Carlo Durelli' in Google

Antonio Miele

This author has not been identified. Look up 'Antonio Miele' in Google

John Lillis

This author has not been identified. Look up 'John Lillis' in Google

Marco Domenico Santambrogio

This author has not been identified. Look up 'Marco Domenico Santambrogio' in Google