Test Generation in Systolic Architecture for Multiplication Over GF(2 :::m:::)

Hafizur Rahaman, Jimson Mathew, Dhiraj K. Pradhan. Test Generation in Systolic Architecture for Multiplication Over GF(2 :::m:::). IEEE Trans. VLSI Syst., 18(9):1366-1371, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.