Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Atul Rahman, Jongeun Lee, Kiyoung Choi. Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array. In Luca Fanucci, Jürgen Teich, editors, 2016 Design, Automation & Test in Europe Conference & Exhibition, DATE 2016, Dresden, Germany, March 14-18, 2016. pages 1393-1398, IEEE, 2016. [doi]

This author has not been identified. Look up 'Atul Rahman' in GoogleThis author has not been identified. Look up 'Jongeun Lee' in GoogleThis author has not been identified. Look up 'Kiyoung Choi' in Google

runs on WebDSL