A Modelling and Nonlinear Equalization Technique for a 20 Gb/s 0.77 pJ/b VCSEL Transmitter in 32 nm SOI CMOS

Mayank Raj, Manuel Monge, Azita Emami. A Modelling and Nonlinear Equalization Technique for a 20 Gb/s 0.77 pJ/b VCSEL Transmitter in 32 nm SOI CMOS. J. Solid-State Circuits, 51(8):1734-1743, 2016. [doi]

Authors

Mayank Raj

This author has not been identified. Look up 'Mayank Raj' in Google

Manuel Monge

This author has not been identified. Look up 'Manuel Monge' in Google

Azita Emami

This author has not been identified. Look up 'Azita Emami' in Google