Modeling VHDL in Multiclock ESTEREL

Basant Rajan, R. K. Shyamasundar. Modeling VHDL in Multiclock ESTEREL. In 13th International Conference on VLSI Design (VLSI Design 2000), 4-7 January 2000, Calcutta, India. pages 76-83, IEEE Computer Society, 2000. [doi]

Authors

Basant Rajan

This author has not been identified. Look up 'Basant Rajan' in Google

R. K. Shyamasundar

This author has not been identified. Look up 'R. K. Shyamasundar' in Google