Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Basant Rajan, R. K. Shyamasundar. Modeling VHDL in Multiclock ESTEREL. In 13th International Conference on VLSI Design (VLSI Design 2000), 4-7 January 2000, Calcutta, India. pages 76-83, IEEE Computer Society, 2000. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Modeling Distributed Embedded Systems in Multiclock ESTERELBasant Rajan, R. K. Shyamasundar. forte 2000: 301-316 Multiclock Esterel: A Reactive Framework for Asynchronous DesignBasant Rajan, R. K. Shyamasundar. ipps 2000: 201-210 [doi]
The following publications are possibly variants of this publication: