Parallel memristors: Improving variation tolerance in memristive digital circuits

Jeyavijayan Rajendran, Ramesh Karri, Garrett S. Rose. Parallel memristors: Improving variation tolerance in memristive digital circuits. In International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil. pages 2241-2244, IEEE, 2011. [doi]

Authors

Jeyavijayan Rajendran

This author has not been identified. Look up 'Jeyavijayan Rajendran' in Google

Ramesh Karri

This author has not been identified. Look up 'Ramesh Karri' in Google

Garrett S. Rose

This author has not been identified. Look up 'Garrett S. Rose' in Google