A Low-Phase Noise, Low-Power PFD Circuit Using GDI and Pass Transistor Logic with PVT tolerance - researchr publication

researchr

You are not signed in
Sign in
Sign up

Dheeraj Singh Rajput, Bharat Choudhary, Archana Singhal, Dharmendar Boolchandani. A Low-Phase Noise, Low-Power PFD Circuit Using GDI and Pass Transistor Logic with PVT tolerance. In IEEE International Conference on Consumer Electronics, ICCE 2026, Dubai, United Arab Emirates, February 3-5, 2026. pages 1-5, IEEE, 2026. [doi]

Abstract is missing.

runs on WebDSL