Timing-Constrained FPGA Placement: A Force-Directed Formulation and Its Performance Evaluation

Srilata Raman, C. L. Liu 0001, Larry G. Jones. Timing-Constrained FPGA Placement: A Force-Directed Formulation and Its Performance Evaluation. VLSI Design, 4(4):345-355, 1996. [doi]

Abstract

Abstract is missing.