Pass Transistor-Based Pull-Up/Pull-Down Insertion Technique for Leakage Power Optimization in CMOS VLSI Circuits

V. Leela Rani, M. Madhavi Latha. Pass Transistor-Based Pull-Up/Pull-Down Insertion Technique for Leakage Power Optimization in CMOS VLSI Circuits. CSSP, 35(11):4139-4152, 2016. [doi]

Authors

V. Leela Rani

This author has not been identified. Look up 'V. Leela Rani' in Google

M. Madhavi Latha

This author has not been identified. Look up 'M. Madhavi Latha' in Google