S. M. Rao, S. K. Nandy. Controller redesign based clock and register power minimization. In IEEE International Symposium on Circuits and Systems, ISCAS 2000, Emerging Technologies for the 21st Century, Geneva, Switzerland, 28-31 May 2000, Proceedings. pages 275-278, IEEE, 2000. [doi]
Abstract is missing.