Analyzing path delays for accelerated testing of logic chips

Emily Ray, Barry P. Linder, Raphael Robertazzi, Kevin G. Stawiasz, Alan J. Weger, Emmanuel Yashchin, James H. Stathis, Peilin Song. Analyzing path delays for accelerated testing of logic chips. In IEEE International Reliability Physics Symposium, IRPS 2015, Monterey, CA, USA, April 19-23, 2015. pages 6, IEEE, 2015. [doi]

Authors

Emily Ray

This author has not been identified. Look up 'Emily Ray' in Google

Barry P. Linder

This author has not been identified. Look up 'Barry P. Linder' in Google

Raphael Robertazzi

This author has not been identified. Look up 'Raphael Robertazzi' in Google

Kevin G. Stawiasz

This author has not been identified. Look up 'Kevin G. Stawiasz' in Google

Alan J. Weger

This author has not been identified. Look up 'Alan J. Weger' in Google

Emmanuel Yashchin

This author has not been identified. Look up 'Emmanuel Yashchin' in Google

James H. Stathis

This author has not been identified. Look up 'James H. Stathis' in Google

Peilin Song

This author has not been identified. Look up 'Peilin Song' in Google