A 6-bit, 500-MS/s current-steering DAC in SiGe BiCMOS technology and considerations for SFDR performance

Reeshen Reddy, Saurabh Sinha. A 6-bit, 500-MS/s current-steering DAC in SiGe BiCMOS technology and considerations for SFDR performance. Microelectronics Journal, 46(4):310-319, 2015. [doi]

Authors

Reeshen Reddy

This author has not been identified. Look up 'Reeshen Reddy' in Google

Saurabh Sinha

This author has not been identified. Look up 'Saurabh Sinha' in Google