A Novel Low Power Error Detection Logic for Inexact Leading Zero Anticipator in Floating Point Units - researchr publication

researchr

You are not signed in
Sign in
Sign up

B. Naveen Kumar Reddy, M. Chandra Sekhar, Sreehari Veeramachaneni, M. B. Srinivas. A Novel Low Power Error Detection Logic for Inexact Leading Zero Anticipator in Floating Point Units. In 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, Mumbai, India, January 5-9, 2014. pages 128-132, IEEE, 2014. [doi]

Abstract is missing.

runs on WebDSL