The following publications are possibly variants of this publication:
- A 25-Gb/s 270-mW Time-to-Digital Converter-Based 8× Oversampling Input-Delayed Data-Receiver in 45-nm SOI CMOSSami Ur Rehman, Mohammad Mahdi Khafaji, Corrado Carta, Frank Ellinger. tcas, 65-I(11):3720-3733, 2018. [doi]
- A 2.8 pJ/bit 10 Gb/s Delayed-Phase-Select 2-bit Pulsewidth Modulator in 45-nm SOI CMOSSami Ur Rehman, Ali Ferchichi, Mohammad Mahdi Khafaji, Corrado Carta, Frank Ellinger. newcas 2019: 1-4 [doi]
- A 0.2-1.3 ns Range Delay-Control Scheme for a 25 Gb/s Data-Receiver Using a Replica Delay-Line-Based Delay-Locked-Loop in 45-nm CMOSSami Ur Rehman, Mohammad Mahdi Khafaji, Ali Ferschischi, Corrado Carta, Frank Ellinger. tcas, 67-II(5):806-810, 2020. [doi]