Minimizing the Number of Test Configurations for Different FPGA Families - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Michel Renovell, Jean Michel Portal, Joan Figueras, Yervant Zorian. Minimizing the Number of Test Configurations for Different FPGA Families. In 8th Asian Test Symposium (ATS 99), 16-18 November 1999, Shanghai, China. pages 363-368, IEEE Computer Society, 1999. [doi]

This author has not been identified. Look up 'Michel Renovell' in GoogleThis author has not been identified. Look up 'Jean Michel Portal' in GoogleThis author has not been identified. Look up 'Joan Figueras' in GoogleThis author has not been identified. Look up 'Yervant Zorian' in Google

runs on WebDSL