Michel Renovell, Jean Michel Portal, Joan Figueras, Yervant Zorian. Minimizing the Number of Test Configurations for Different FPGA Families. In 8th Asian Test Symposium (ATS 99), 16-18 November 1999, Shanghai, China. pages 363-368, IEEE Computer Society, 1999. [doi]
Abstract is missing.