AEGIS+AES folded architecture for FPGA

Joãao Carlos Resende, Ricardo Chaves. AEGIS+AES folded architecture for FPGA. In 28th Euromicro Conference on Digital System Design, DSD 2025, Salerno, Italy, September 10-12, 2025. pages 174-182, IEEE, 2025. [doi]

Abstract

Abstract is missing.