Siavash Rezaei, Seyed Ghassem Miremadi, Hossein Asadi, Mahdi Fazeli. Soft error estimation and mitigation of digital circuits by characterizing input patterns of logic gates. Microelectronics Reliability, 54(6-7):1412-1420, 2014. [doi]
No references recorded for this publication.
No citations of this publication recorded.