Hierarchical gate-level verification of speed-independent circuits

Oriol Roig, Jordi Cortadella, Enric Pastor. Hierarchical gate-level verification of speed-independent circuits. In Second Working Conference on Asynchronous Design Methodologies, May 30-31, 1995, London, England, UK. pages 128-137, IEEE Computer Society, 1995. [doi]

Authors

Oriol Roig

This author has not been identified. Look up 'Oriol Roig' in Google

Jordi Cortadella

This author has not been identified. Look up 'Jordi Cortadella' in Google

Enric Pastor

This author has not been identified. Look up 'Enric Pastor' in Google