Modular vector processor architecture targeting at data-level parallelism

Seyed A. Rooholamin, Sotirios G. Ziavras. Modular vector processor architecture targeting at data-level parallelism. Microprocessors and Microsystems, 39(4-5):237-249, 2015. [doi]

Abstract

Abstract is missing.