Low Power and Low Jitter Wideband Clock Synthesizers in CMOS ASICs

Régis Roubadia, Sami Ajram, Guy Cathébras. Low Power and Low Jitter Wideband Clock Synthesizers in CMOS ASICs. In Johan Vounckx, Nadine Azémard, Philippe Maurine, editors, Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings. Volume 4148 of Lecture Notes in Computer Science, pages 458-467, Springer, 2006. [doi]

Abstract

Abstract is missing.