Power Analysis of Bipartition and Dual-Encoding Architecture for Pipelined Circuits

Shanq-Jang Ruan, Edwin Naroska, Chia-Lin Ho, Feipei Lai. Power Analysis of Bipartition and Dual-Encoding Architecture for Pipelined Circuits. In 20th International Conference on Computer Design (ICCD 2002), VLSI in Computers and Processors, 16-18 September 2002, Freiburg, Germany, Proceedings. pages 327, IEEE Computer Society, 2002. [doi]

Abstract

Abstract is missing.