Hardware Efficient Multiplier Design Using an Optimal Mix of Approximate Booth Encodings

Chandan Kumar N. S, Bhavana S, Ajitesh Kumar Singh, Madhav Rao. Hardware Efficient Multiplier Design Using an Optimal Mix of Approximate Booth Encodings. In 43rd IEEE International Conference on Computer Design, ICCD 2025, Richardson, TX, USA, November 10-12, 2025. pages 41-48, IEEE, 2025. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.