High-Speed Reduced Stack Dual Lock Circuits

Nisrine Saadallah, Xiaohua Kong, Radu Negulescu. High-Speed Reduced Stack Dual Lock Circuits. In 10th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2004), 19-23 April 2004, Crete, Greece. pages 219-228, IEEE Computer Society, 2004. [doi]

Authors

Nisrine Saadallah

This author has not been identified. Look up 'Nisrine Saadallah' in Google

Xiaohua Kong

This author has not been identified. Look up 'Xiaohua Kong' in Google

Radu Negulescu

This author has not been identified. Look up 'Radu Negulescu' in Google