An FPGA NIC Based Hardware Caching for Blockchain

Yuma Sakakibara, Kohei Nakamura, Hiroki Matsutani. An FPGA NIC Based Hardware Caching for Blockchain. In Diana Göhringer, Michael Hübner, editors, Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, HEART 2017, Bochum, Germany, June 7-9, 2017. ACM, 2017. [doi]

Authors

Yuma Sakakibara

This author has not been identified. Look up 'Yuma Sakakibara' in Google

Kohei Nakamura

This author has not been identified. Look up 'Kohei Nakamura' in Google

Hiroki Matsutani

This author has not been identified. Look up 'Hiroki Matsutani' in Google