Power analysis techniques for SoC with improved wiring models

Takeshi Sakamoto, Takashi Yamada, Mamoru Mukuno, Yoshifumi Matsushita, Yasoo Harada, Hiroto Yasuura. Power analysis techniques for SoC with improved wiring models. In Vivek De, Mary Jane Irwin, Ingrid Verbauwhede, Christian Piguet, editors, Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 2002, Monterey, California, USA, August 12-14, 2002. pages 259-262, ACM, 2002. [doi]

Authors

Takeshi Sakamoto

This author has not been identified. Look up 'Takeshi Sakamoto' in Google

Takashi Yamada

This author has not been identified. Look up 'Takashi Yamada' in Google

Mamoru Mukuno

This author has not been identified. Look up 'Mamoru Mukuno' in Google

Yoshifumi Matsushita

This author has not been identified. Look up 'Yoshifumi Matsushita' in Google

Yasoo Harada

This author has not been identified. Look up 'Yasoo Harada' in Google

Hiroto Yasuura

This author has not been identified. Look up 'Hiroto Yasuura' in Google