A compact and low power logic design for multi-pillar vertical MOSFETs

Koji Sakui, Tetsuo Endoh. A compact and low power logic design for multi-pillar vertical MOSFETs. In International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France. pages 309-312, IEEE, 2010. [doi]

Abstract

Abstract is missing.