Valery Salauyou, Lukasz Zabrocki. Coding Techniques in Verilog for Finite State Machine Designs in FPGA. In Khalid Saeed 0001, Rituparna Chaki, Valentina Janev, editors, Computer Information Systems and Industrial Management - 18th International Conference, CISIM 2019, Belgrade, Serbia, September 19-21, 2019, Proceedings. Volume 11703 of Lecture Notes in Computer Science, pages 493-505, Springer, 2019. [doi]
Abstract is missing.