Loop Scheduling for Transport Triggered Architecture Processors

Perttu Salmela, Risto Mäkinen, Pekka Jääskeläinen, Jarmo Takala. Loop Scheduling for Transport Triggered Architecture Processors. In International Symposium on System-on-Chip, SoC 2006, Tampere, Finland, November 13-16, 2006. pages 1-4, IEEE, 2006. [doi]

Authors

Perttu Salmela

This author has not been identified. Look up 'Perttu Salmela' in Google

Risto Mäkinen

This author has not been identified. Look up 'Risto Mäkinen' in Google

Pekka Jääskeläinen

This author has not been identified. Look up 'Pekka Jääskeläinen' in Google

Jarmo Takala

This author has not been identified. Look up 'Jarmo Takala' in Google