UVM based STBUS verification IP for verifying SoC architectures

Pranay Samanta, Deepak Chauhan, Sujay Deb, Piyush Kumar Gupta. UVM based STBUS verification IP for verifying SoC architectures. In 18th International Symposium on VLSI Design and Test, VDAT 2014, Coimbatore, India, July 16-18, 2014. pages 1-2, IEEE, 2014. [doi]

Abstract

Abstract is missing.