Optimal Dual -VT Assignment for Low-Voltage Energy-Constrained CMOS Circuits - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Debasis Samanta, Ajit Pal. Optimal Dual -VT Assignment for Low-Voltage Energy-Constrained CMOS Circuits. In Proceedings of the ASPDAC 2002 / VLSI Design 2002, CD-ROM, 7-11 January 2002, Bangalore, India. pages 193-198, IEEE Computer Society, 2002. [doi]

This author has not been identified. Look up 'Debasis Samanta' in GoogleThis author has not been identified. Look up 'Ajit Pal' in Google

runs on WebDSL