Power-delay optimizations in gate sizing

Sachin S. Sapatnekar, Weitong Chuang. Power-delay optimizations in gate sizing. ACM Trans. Design Autom. Electr. Syst., 5(1):98-114, 2000. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.