Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Sachin S. Sapatnekar, Weitong Chuang. Power-delay optimizations in gate sizing. ACM Trans. Design Autom. Electr. Syst., 5(1):98-114, 2000. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Power vs. delay in gate sizing: conflicting objectives?Sachin S. Sapatnekar, Weitong Chuang. iccad 1995: 463-466 [doi]
The following publications are possibly variants of this publication: