CASH: compiler assisted hardware design for improving DRAM energy efficiency in CNN inference

Anup Sarma, Huaipan Jiang, Ashutosh Pattnaik, Jagadish Kotra, Mahmut Taylan Kandemir, Chita R. Das. CASH: compiler assisted hardware design for improving DRAM energy efficiency in CNN inference. In Proceedings of the International Symposium on Memory Systems, MEMSYS 2019, Washington, DC, USA, September 30 - October 03, 2019. pages 396-407, ACM, 2019. [doi]

Authors

Anup Sarma

This author has not been identified. Look up 'Anup Sarma' in Google

Huaipan Jiang

This author has not been identified. Look up 'Huaipan Jiang' in Google

Ashutosh Pattnaik

This author has not been identified. Look up 'Ashutosh Pattnaik' in Google

Jagadish Kotra

This author has not been identified. Look up 'Jagadish Kotra' in Google

Mahmut Taylan Kandemir

This author has not been identified. Look up 'Mahmut Taylan Kandemir' in Google

Chita R. Das

This author has not been identified. Look up 'Chita R. Das' in Google