The following publications are possibly variants of this publication:
- PERCIVAL: Open-Source Posit RISC-V Core With Quire CapabilityDavid Mallasén, Raul Murillo 0001, Alberto A. Del Barrio, Guillermo Botella, Luis Piñuel, Manuel Prieto-Matías. tetc, 10(3):1241-1252, 2022. [doi]
- PERCIVAL: Open-Source Posit RISC-V Core With Quire CapabilityDavid Mallasén, Raul Murillo 0001, Alberto A. Del Barrio, Guillermo Botella, Luis Piñuel, Manuel Prieto-Matías. arith 2022: 66 [doi]
- An Academic RISC-V Silicon Implementation Based on Open-Source ComponentsJaume Abella, Calvin Bulla, Guillem Cabo, Francisco J. Cazorla, Adrián Cristal, Max Doblas, Roger Figueras, Alberto González 0004, Carles Hernández, César Hernández, Víctor Jiménez, Leonidas Kosmidis, Vatistas Kostalabros, Rubén Langarita, Neiel Leyva, Guillem López-Paradís, Joan Marimon, Ricardo Martínez, Jonnatan Mendoza, Francesc Moll, Miquel Moretó, Julián Pavón, Cristóbal Ramírez, Marco A. Ramírez, Carlos Rojas Morales, Antonio Rubio, Abraham Ruiz, Nehir Sönmez, Víctor Soria, Lluís Terés, Osman S. Unsal, Mateo Valero, Iván Vargas, Luis Villa. dcis 2020: 1-6 [doi]
- An Open-Source Verification Framework for Open-Source Cores: A RISC-V Case StudyPasquale Davide Schiavone, Ernesto Sánchez 0001, Annachiara Ruospo, Francesco Minervini, Florian Zaruba, Germain Haugou, Luca Benini. vlsi 2018: 43-48 [doi]