Exploiting Timing Error Resilience in Processor Architecture

John Sartori, Rakesh Kumar. Exploiting Timing Error Resilience in Processor Architecture. ACM Trans. Embedded Comput. Syst., 12(2s):89, 2013. [doi]

Authors

John Sartori

This author has not been identified. Look up 'John Sartori' in Google

Rakesh Kumar

This author has not been identified. Look up 'Rakesh Kumar' in Google