Exploiting Timing Error Resilience in Processor Architecture

John Sartori, Rakesh Kumar. Exploiting Timing Error Resilience in Processor Architecture. ACM Trans. Embedded Comput. Syst., 12(2s):89, 2013. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.