Resonant clock design for a power-efficient high-volume x86-64 microprocessor - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Visvesh S. Sathe, Srikanth Arekapudi, Charles Ouyang, Marios C. Papaefthymiou, Alexander T. Ishii, Samuel Naffziger. Resonant clock design for a power-efficient high-volume x86-64 microprocessor. In 2012 IEEE International Solid-State Circuits Conference, ISSCC 2012, San Francisco, CA, USA, February 19-23, 2012. pages 68-70, IEEE, 2012. [doi]

This author has not been identified. Look up 'Visvesh S. Sathe' in GoogleThis author has not been identified. Look up 'Srikanth Arekapudi' in GoogleThis author has not been identified. Look up 'Charles Ouyang' in GoogleThis author has not been identified. Look up 'Marios C. Papaefthymiou' in GoogleThis author has not been identified. Look up 'Alexander T. Ishii' in GoogleThis author has not been identified. Look up 'Samuel Naffziger' in Google

runs on WebDSL