Resonant clock design for a power-efficient high-volume x86-64 microprocessor

Visvesh S. Sathe, Srikanth Arekapudi, Charles Ouyang, Marios C. Papaefthymiou, Alexander T. Ishii, Samuel Naffziger. Resonant clock design for a power-efficient high-volume x86-64 microprocessor. In 2012 IEEE International Solid-State Circuits Conference, ISSCC 2012, San Francisco, CA, USA, February 19-23, 2012. pages 68-70, IEEE, 2012. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.